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Transient Mitigation of DC–DC Converters for High
Output Current Slew Rate Applications
Zhenyu Shan, Student Member, IEEE, Siew-Chong Tan, Senior Member, IEEE, and Chi K. Tse, Fellow, IEEE
Abstract—This paper presents a method of mitigating the tran-
sient overshoots of dc–dc converters undergoing large load distur-
bances. The method involves a small power auxiliary circuit which
exists as an energy buffer to provide a smooth absorption and re-
lease of excess energy from and to the main dc–dc converter during
transients. In the method, the regulation of the current magnitude
of the converter and energy storage of the auxiliary circuit are
guaranteed by the relevant control schemes. The cost and size of
the auxiliary circuit will be relatively small as it only operates in-
termittently. In this paper, the voltage deviation analysis and the
auxiliary circuit design guideline are provided. Experimental re-
sults validating the approach are presented.
Index Terms—Auxiliary circuit, dc–dc converters, fast tran-
sients, large transients, slew rate.
I. INTRODUCTION
THERE is a growing demand for ultrafast-response dc–dcconverters [1]. Many interesting control solutions such as
the one-cycle control [2], sliding mode control [3], minimum-
time geometric control [4], time-optimal control [5], boundary
control [6], and nonlinear control [7]–[9], etc., have been ap-
plied to converters to meet such an objective. However, for
a general-purpose converter operating with a large step load
change (hundreds of A per microsecond), there is no control
scheme that can prevent voltage deviations from not appearing
at the output [10]. For most critical applications, a very large
electrolytic capacitor is typically required to achieve a satis-
factory suppression of the overshoots. This may significantly
increase the cost and the size of the converter, while reducing
its lifetime and reliability.
Different approaches of dealing with such kinds of load dis-
turbance for the converters have been presented in [11]–[30].
One interesting approach is to instantaneously change the in-
ductance value corresponding to a load change to achieve the
necessary load delivery with a large slew rate [11]–[13]. By
varying the inductance, the output voltage overshoot can be al-
leviated when load disturbances appear. While a high efficiency
is achievable with the proposed method, the complicated trans-
former or tapped inductor design is the drawback of using this
method [26].
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Another approach of handling large transients is to parallel a
linear controllable current source to the output port to compen-
sate the transient current [14]–[16]. The transient overshoot is
largely suppressed at the expense of a lower efficiency attributed
by the linear current source.
The third possible approach is through circuit augmenta-
tion [17]–[20], which provides an effective means of achieving
ultrafast dc–dc converters. With this scheme, an extra energy
path is directly added to the converter without altering the slew
rate of the inductor. The combined use of geometric digital con-
trol and circuit augmentation enhances the converter response to
cater for very fast load steps. But to deal with load step changes,
resistors of small value and high power rating are needed, re-
sulting in inevitable energy losses.
The fourth approach is to use a specialized control strategy
which includes a switching auxiliary circuit [21]–[25], of which
energy can be flexibly transferred between the filter capacitor
and the power line to regulate the output voltage. This is an
effect way of dealing with both positive and negative load dis-
turbances. Moreover, the energy loss of the relevant circuit can
be decreased to a very low level. In particular, for the application
of converters with a low duty cycle, where the overshoot caused
by a positive current step is insignificant, this approach which
focuses on handling unloading transient is preferred for its high
efficiency and low cost [26]–[28].
In this paper, a different active solution for suppressing tran-
sient overshoots for both positive and negative step changes in
the load current, via the use of a small low-cost auxiliary power
circuit and a complementary control scheme, is proposed. With
the auxiliary circuit operating as an energy buffer, a much im-
proved transient response is achievable through the transfer of
energy between its capacitor and the main dc–dc converter in
the event of large load variations. Furthermore, comparing with
previous methods, the features of the proposed method are as
follows:
1) The auxiliary circuit is decoupled from the input and will
not transfer energy from the load to the power line.
2) There is no recirculation of the transient energy. Excess
energy from the main converter is absorbed by the aux-
iliary circuit and stored in the capacitor. The energy is
utilized in the positive disturbance. This is unlike previ-
ous methods which transfer the excess energy from the
output back into the input port causing a recirculation of
energy between the input and the output.
3) The proposed method is generally applicable to all dc–
dc converters because the topology is independent of the
main converter. Moreover, it can be modified and applied
to inverter systems.
0885-8993/$31.00 © 2012 IEEE
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Fig. 2. Schematic diagram of an auxiliary circuit.
II. FAST TRANSIENT USING AN AUXILIARY CIRCUIT
An essential idea of the proposed method of tackling fast load
transients is the use of an auxiliary circuit. It includes an energy
storage element which can provide bidirectional current flow to
and from the load. Fig. 1 shows an overview of the concept.
Here, the auxiliary circuit operates only when it is required and
it is fully decoupled from the input terminal.
To achieve bidirectional energy buffering of the converter
that can deal with both positive and negative transients, a bidi-
rectional buck/boost converter [31] is adopted as the auxiliary
circuit. It comprises two MOSFET switches, one inductor and
one capacitor, as shown in Fig. 2. The mean power of all the com-
ponents is dependent on the load-step value and the frequency
of the step changes since the circuit only operates following a
load step. Generally speaking, the current rating of the com-
ponents is much lower than that of the main converter [32].
Therefore, low-power, low-cost components can be used for the
implementation of the auxiliary circuit.
When S1 and S2 are turned OFF, the auxiliary circuit has
no effect on the converter. When S1 is turned ON and OFF
alternately, the polarity of ia will be negative and current will
be pumped from the output port of the main converter into Ca ,
thereby increasing its stored charges. Conversely, when S2 is
activated, ia will be positive which will release the charges
from Ca to the load, thereby decreasing the energy storage
level. Essentially, the auxiliary circuit will operate only in the
following two conditions:
1) When there is a difference between the load and the induc-
tor current of the main converter during load transients, the
auxiliary circuit will operate to control the output current
ia to provide/absorb the current deficit.
Fig. 3. Normalized waveforms of key variables.
2) After each load disturbance, the auxiliary circuit needs to
regulate the energy stored in its capacitor Ca to deal with
all possible transients in future. In this case, the voltage
of Ca will become the reference of the auxiliary circuit
operation. The duty cycle of two switches will be set very
small to generate a small ia so that there is minimum in-
terference on the converter’s steady-state operation. Note
that the the main energy dissipation in the switches only
occurs during transients.
III. OPERATING MECHANISM OF THE AUXILIARY CIRCUIT
The proposed control method involves the control of the out-
put current of the auxiliary circuit ia and its reservoir capacitor
voltage vca which represents the energy storage level. The first
aspect of the control is to ensure that voltage overshoot of the
main converter is minimized and constant output voltage regula-
tion is achieved. The second aspect is to ensure that the reservoir
capacitor of the auxiliary circuit has sufficient storage energy as
well as storage space for any predictable load disturbances.
A. Output Current Control
Fig. 3 shows a set of normalized waveforms illustrating the
key variables of the main converter and its auxiliary circuit. In
the figure, Ios and Iol represent the desired steady-state levels
of the load transients, with Ios being the lower level and Iol
the higher current level. When the load experiences a sudden
step change from Ios to Iol at time t1 , the fastest response is
to lock the duty cycle at “1” making the inductor current rise
to the new operating point in the time duration ts . Conversely,
when load drops, the duty cycle is locked at “0.” Clearly, the
change of inductor current is much slower than the change of
load current. Hence, there is a momentary shortage of energy
that can be delivered from the inductor to the load. The proposed
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TABLE I
IDEAL CALCULATION OF ia FOR STEP-UP LOAD (io = Ios → Io l ) AND STEP-DOWN LOAD (io = Io l → Ios )
Variable Buck Boost Buck-boost
iL step-up load Ios → Iol Ios · 1
1 −D → Iol ·
1
1− D Ios ·
1
1 −D → Iol ·
1
1− D
step-down load Iol → Ios Iol · 1
1−D → Ios ·
1
1−D Iol ·
1
1−D → Ios ·
1
1−D
kL step-up load
Vi − Vo
L
Vi
L
Vi
L
step-down load −Vo
L
Vi − Vo
L
−Vo
L
ia(ideal) step-up load Iol − [Ios + kL(t − t1)] Iol Iol
step-down load Ios − [Iol + kL(t − t1)] Ios − Iol · 1
1−D + kL(t − t1) Ios − Iol ·
1
1−D + kL(t− t1)
TABLE II
DECREMENTAL/INCREMENTAL ENERGY STORED IN THE CAPACITOR OF THE AUXILIARY CIRCUIT FOR A STEP LOAD CHANGE
ΔE1 (Step up) ΔE2 (Step down)
Buck
1
2
Iol
Ios
− 1
2
I2os
LD
1−D
1
2
Iol
Ios
− 1
2
I2osL
Boost
Iol
Ios
Iol
Ios
− 1 I
2
osL
(1−D)2
1
2
Iol
Ios
+ 1
1
1−D − 2
Iol
Ios
− 1 I
2
osL
D(1−D)
Buck-boost
Iol
Ios
Iol
Ios
− 1 I
2
osDL
(1−D)2
1
2
Iol
Ios
+ 1
1
1−D − 2
Iol
Ios
− 1 I
2
osL
1−D
strategy is to supply this transient shortage using energy from
the reservoir capacitor of the auxiliary circuit in real time during
ts . Specifically, a very small inductor and a high-speed switch
are used to trace an “ideal” transient output current, denoted
as ia(t), which is varying with time, according to the circuit
parameters and transient specifications.
For example, when a load connecting to the buck converter
increases from Ios to Iol instantly at t1 , as shown in Fig. 3, the
inductor current rises with a slew rate of (Vi − Vo)/L. In this
time period, the inductor is unable to deliver current to the load
at the required level. Hence, to eliminate the large voltage dip at
vo , an extra current denoted conceptually as ia(ideal) as shown in
Fig. 3 is needed. The expression of this current related to time is
ia(ideal) = Iol − [Ios + (t− t1)(Vi − Vo)/L]. Here, the actual
current ia is controlled by S2 and it will track closely the ideal
current ia(ideal) . A smaller La or a higher switching frequency
can reduce the overshoot ripple of the output voltage.
For different converters undergoing step-up and step-down
loads, respectively, ia is given in Table I, under the condition
that a step load appears at t1 . Here, ia is only defined for the
time duration [t1 , t1 + ts ], where ts represents the transition
time duration and it can be obtained from
ts =
(Iol − Ios)
kL
(1)
where kL represents the current slew rate of the inductor and
it can be found in Table I. To produce the expected ia , the
following variables t1 , ts , and ia(ideal) must be known. t1 is
detectable from the circuit and ts is proportional to the step
change of Iol to Ios . If ia is precisely equal to its ideal value,
the current of the filter capacitor of the main converter, denoted
as ic , will be equal to zero. This means that ic can be used as
the error signal of ia related to its ideal value for control.
B. Reservoir Capacitor Voltage Control
When the auxiliary circuit operates to deal with the load
disturbances, the energy of Ca changes in a passive and uncon-
trollable way. Over time, the energy released from or absorbed
by the reservoir capacitor may not be equivalent. It is neces-
sary that the auxiliary circuit operates actively to regulate the
reservoir capacitor voltage after handling each load disturbance.
Otherwise, the storage energy and storage space of the capacitor
may not be sufficient to sustainably handle future disturbances.
In other words, it must be ensured that the capacitor is always
capable of satisfying the energy diverting requirement for all
possible load disturbances. For any step load disturbance occur-
ring at t1 , the energy change in Ca during ts can be calculated
as
ΔE =
∫ t1 +ts
t1
Vo |ia(t)|dt. (2)
Correspondingly, ΔE1 and ΔE2 are used to represent the
value of ΔE, when the auxiliary circuit is operating for a step-
up (Ios to Iol) or step-down (Iol to Ios) load disturbance. After
expanding (2) with the expression of ia(ideal) given in Table I,
ΔE1 and ΔE2 can be derived and are given in Table II.
For any converter, there is a specified range of output current,
e.g., from Iomin to Iomax . The converter can operate anywhere
within these levels and it is possible to shift from the current
level Io to a new point within [Iomin , Iomax] anytime. Therefore,
it is reasonable to assume that the maximal ΔE1 or ΔE2 will
appear when the load current Io steps to Iomax or Iomin and they
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Fig. 4. Reservoir capacitor voltage and the energy balance waveforms.
can be defined as ΔE1max and ΔE2max . Furthermore, the range
of operating voltage for the reservoir capacitor can be specified
as a lower boundary, Vcamin , which must not be less than vo of
the main converter, and an upper boundary, Vcamax , which must
not exceed the voltage rating of the capacitor.
Hence, for every Io , a suitable Vca can be found. The energy
released by the capacitor due to the change of Vca to Vcamin will
be able to facilitate the load transient of Io stepping to Iomax .
Similarly, the energy storage space gained by the capacitor from
Vca changing to Vcamax will be able to serve the load steps of
Io changing to Iomin . Hence, vca can be written as a function of
io , i.e., (3), as shown at the bottom of the page.
Details of the mathematical derivations can be found in
Appendix A.
IV. PERFORMANCE ANALYSIS AND DESIGN GUIDELINES
Due to the finite slew rate of ia , it is not possible to achieve
a perfect current step. This produces a small voltage deviation
right after the onset of the load disturbance, before the auxiliary
current reaches the required level, as illustrated in Fig. 5. In this
section, the characteristic of voltage deviation with respect to
the reference vtaux will be first analyzed. Then, an analysis on
the switching frequency fas , ripple current Iraux , and voltage
(vraux) of the auxiliary circuit will be presented. The guideline
to choosing the circuit components will be provided.
A. Possible Voltage Deviation
A practical auxiliary circuit cannot provide a current shaped
like the ideal waveform. By assuming that kc is the slew rate
contributing to voltage deviation
the shaded area
the practical waveform
the ideal
waveform
ia
vo
by the auxiliary circuit
voltage deviation generated
Fig. 5. Current and voltage waveforms during load changes.
of the inductor when it is de-energizing and kaux represents the
slew rate of ia , the time period taken for the auxiliary circuit
current to catch up with the load step is Io l−Io skc +ka u x . The shaded
area in Fig. 5, which represents vtaux , can be expressed as
vtaux =
1
Co
∫ t1 + I o l −I o sk c + k a u x
t1
|(kc + kaux)(t− t1)− ia |dt
=
1
2Co(kc + kaux)
(Iol − Ios)2 (4)
where for a boost or buck–boost converter, when the load is
undertaking a step-up change, the current flowing to the load
from the inductor will be always zero. Hence, kc is equal to 0.
Otherwise, kc = kL , which is found in Table I. Here, kaux =
(vca − Vo)/La or kaux = −Vo/La are true in a step-up or step-
down load operations. The inductance La affects the voltage
deviation and could be determined from the overshoot limit,
vtauxmax .
Since the auxiliary circuit is a switching circuit, the maxi-
mum value of the switching frequency, fasmax , is limited by the
specification and also the size of the inductor as
fas ≈
[
IrauxLa
(
1
Vca − Vo +
1
Vo
)]−1
=
Vo(Vca − Vo)
IrauxLaVca
(5)
where Iraux is the ripple band selected by the designer. Iraux
induces a voltage ripple at the output port directly and the voltage
ripple can be expressed as
vraux =
Iraux
8Cofas
. (6)
vca(io) =
√
1
2
(V 2camin + V 2camax) +
1
Ca
(
1
2
(
Iomax
Io
− 1
)2
I2o
LD
1−D −
1
2
(
Io
Iomin
− 1
)2
I2ominL) (3)
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TABLE III
DESIGN SPECIFICATIONS OF A SYNCHRONOUS BUCK CONVERTER
Description Parameter
Input voltage 12 V
Output voltage 5 V
Inductor value 10 µH
Capacitor value 47 µF
Switching frequency 200 kHz
Output current 1 A — 10 A
Controller chip IRU3037 (voltage mode)
B. Components Value and Guidelines
With the chosen vtauxmax , Iraux , and fasmax , from (4) and
(5), we can derive the design conditions of the inductor as⎧⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎩
La ≤ min
{
Vcamin − Vo
ΔI 2o m a x
2Co vt a u x m a x
− kc
,
Vo
ΔI 2o m a x
2Co vt a u x m a x
+ kc
}
La ≥ Vo(Vcamax − Vo)
IrauxfasmaxVcamax
.
(7)
Note that a larger inductance relates to a lower switching fre-
quency, but a larger voltage deviation. If the design specifica-
tions are strict on power dissipation, the inductance should be
as high as possible but within the upper limit.
The capacitance of the auxiliary circuit is governed by the
required size of the energy storage and its voltage range. As
presented previously, the energy floating interval is a variable
with io ∈ [Iomin , Iomax]. It must always be within the energy
boundary of the capacitor, i.e., ≤ 12 Ca(V 2camax − V 2camin). The
capacitor requirement is given as
Ca ≥ max
io ∈[Io m in ,Io m a x ]
{
ΔE1max + ΔE2max
1
2
(
V 2camax − V 2camin
)
}
(8)
of which it can be observed that there is a tradeoff between the
level of the capacitor voltage and its size. If a smaller capacitor
is expected, Vca must be sufficiently high, which will increase
the leakage current and the voltage rating of the relevant com-
ponents. Conversely, the choice of a lower voltage rating will
require the use of a larger capacitor.
V. SIMULATION AND EXPERIMENTAL VERIFICATIONS
The proposed scheme is validated through simulations and
experiments on a synchronous buck converter. In this section,
the experimental setup is described and the relevant results are
reported.
A. Simulation Results
The specifications of the buck converter for simulation and the
experimental prototype is shown in Table III. The switching fre-
quency and the inductor are chosen based on the current ripple.
The capacitor value is selected based on the ripple requirement
of 50 mV. A type-III compensator with voltage control is uti-
lized in this converter. With the maximum converter’s voltage
deviation of 0.15 V, the maximum auxiliary circuit’s switching
frequency of 1.5 MHz, and the maximum auxiliary circuit’s cur-
rent ripple of 4 A, the parameters of the auxiliary circuit can
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Fig. 6. Simulated waveforms of the synchronous buck converter operating
with and without the auxiliary circuit.
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Fig. 7. Block diagram of the whole prototype.
be calculated from the design procedure as vca ∈ [8.5 V, 10 V],
La = 0.42 μH, Ca = 40 μF, and the regulation formula as
vca = 0.19
√
(io + 81.58)(32.74− io) by using (3). Using a
load-step interval of 10 ms, the permitted voltage ripple during
vca regulation is 10 mV. So, tw is set as 0.12 μs and the operation
interval is set as 16 μs.
To validate the effect of the proposed auxiliary circuit, two
simulations (one with auxiliary circuit and the other without
auxiliary circuit) have been conducted and the results are given
in Fig. 6 for comparison. In the diagram, vo1 is the output voltage
of the converter without the auxiliary circuit and vo2 is that with
the auxiliary circuit. The simulated waveforms illustrate that
when load disturbances appear at 0, 0.5, 1.0 ms, etc., the transient
voltage is greatly reduced (having a maximum reduction of 90%)
with the use of the auxiliary circuit.
B. Experimental Prototype
The experimental prototype is constructed using the same
converter and auxiliary circuit design adopted in the simulation.
The block diagram of the prototype is given in Fig. 7. The
detailed schematic diagram is given in Appendix B. In Fig. 7, it
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Fig. 8. Waveforms of the buck converter using a 47 μF filter capacitor under a step-up change from 1 to 10 A (a) without the auxiliary circuit and (b) with the
auxiliary circuit.
Fig. 9. Waveforms of the buck converter using a 47 μF filter capacitor under a step-down change from 10 A to 1 A (a) without the auxiliary circuit and (b) with
the auxiliary circuit.
Fig. 10. Enlarged waveforms of the buck converter (using a 47 μF filter capacitor) for a step load change between 1 and 10 A with the auxiliary circuit in the
case of (a) step-up load and (b) step-down load.
can be seen that a switch K1 has been included to switch between
the choice of using or not using the auxiliary circuit. To validate
the effectiveness of the proposed scheme, different values of
filter capacitance are utilized and the relevant compensation
network parameters are optimally adjusted.
C. Experimental Results
To validate the proposed solution, the synchronous buck con-
verter is tested with different filter capacitance values of which
for each capacitance, the compensation network is optimally
tuned for the best transient performance.
Figs. 8–10 show the voltage and current waveforms of the
buck converter with and without the auxiliary circuit for a step
load change between 1 and 10 A. In Figs. 8(a) and 9(a), a
large voltage overshoots of 1.4 and 2.0 V, respectively, and a
long settling time of 120 μs can be seen. Comparably, wave-
forms in Figs. 8(b) and 9(b) present the improved response of
the synchronous buck converter with the auxiliary circuit. The
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Fig. 11. Waveforms of the buck converter using a 1000 μF filter capacitor for a step load change between 1 and 10 A in the case of (a) step-up load and
(b) step-down load.
Fig. 12. Waveform showing the effectiveness of the capacitor voltage regu-
lation mechanism of the auxiliary circuit in maintaining energy balance of the
capacitor and handling load transients.
voltage overshoot for the step-up change is reduced to 80 mV
and for the step-down change to 324 mV. The settling times
are 30 and 20 μs, respectively. The reservoir capacitor voltage
changes (between 7 and 11 V) while the auxiliary circuit handles
the transients. In Fig. 10, the enlarged waveforms of Figs. 8(b)
and 9(b) are shown. In both cases, the switching frequency is
around 1.25 MHz, which is kept within the maximum switch-
ing frequency design limit of 1.5 MHz. The current ripple at
ia is about 3 A, which is less than the specification of 4 A.
The voltage overshoot is larger than the designed requirement
of 0.15 V. This discrepancy is attributable to the detection time
delay (about 0.5 μs) of the load current step.
To validate the effectiveness of the reservoir capacitor volt-
age control, a large-time-scale waveform of various transient
operations is given in Fig. 12. In this test, the load is stepped up
from 0 to 5 A and then 10 A, and then stepped down to 5 A and
back to 0 A. The process of regulating the reservoir capacitor
energy can be found after the operation for each step load. The
reservoir capacitor voltage is regulated to the expected value
after each load changing cycle.
Waveforms of the converter without the auxiliary circuit but
with a 1000 μF filter capacitor are shown in Fig. 11. The voltage
TABLE IV
PERFORMANCE COMPARISON BETWEEN CONVERTERS WITH AND WITHOUT
THE AUXILIARY CIRCUIT FOR DIFFERENT FILTER CAPACITANCE
Prototype Disturbance Performance
Polarity Voltage Overshoot (V) Settling Time (µs)
without auxiliary circuit load step up 1.43 120
47 µF filter capacitor load step down 1.98 120
with auxiliary circuit load step up 0.080 30
47 µF filter capacitor load step down 0.324 20
without auxiliary circuit load step up 0.420 30
470 µF filter capacitor load step down 0.492 30
without auxiliary circuit load step up 0.388 30
1000 µF filter capacitor load step down 0.344 30
without auxiliary circuit load step up 0.214 30
1500 µF filter capacitor load step down 0.226 32
without auxiliary circuit load step up 0.208 32
3300 µF filter capacitor load step down 0.240 30
overshoots are larger and the settling time are longer than that
of the converter using 47 μF capacitor with the auxiliary circuit.
The experimental results of the transient voltage overshoot and
settling time for all cases of capacitance are tabulated in Ta-
ble IV. From the table, it can be seen that for both step-up and
step-down load change, the dynamic responses are improved
with the auxiliary circuit. The transient overshoot has been sup-
pressed by at least 85% and the settling time shortened by 80%.
In practice, a converter with a large voltage overshoot is not
allowed. The typical practice is to increase the size of the capac-
itance to the point where the transient response is satisfactory.
From the experimental results, it can be seen that even with an
output filter capacitor of 3300 μF, the step-up overshoot is still
much larger than the case of 47 μF with the auxiliary circuit.
With an output filter capacitor of 1000 μF, the response of load
step down is comparable to the proposed method. However,
the total capacitance used with the auxiliary circuit is no more
than 1/10 of 1000 μF. In the proposed method, only ceramic
capacitors are used, which have a longer lifespan.
Furthermore, the auxiliary circuit only operates intermittently
as and when required. Hence, only the peak current value is
considered for the design of the auxiliary circuit. If the load-
step intervals are relatively long, thermal factors need not be
considered.
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Fig. 13. Plots of the data collected from the efficiency tests.
Finally, an experiment on the power efficiency has been con-
ducted with the following testing conditions:
1) load steps changing between 0 and 10 A;
2) pulsewidth duration of the 10 A load is 10 ms;
3) pulse interval of the 10 A load is a variable between 15
and 70 ms;
4) filter capacitor of a prototype converter is fixed at 47 μF.
Two series of data have been collected and plotted as given
in Fig. 13. It can be observed that with the auxiliary circuit,
the efficiency is few percent lower. This is the price to pay
for an improved transient performance. It can also be observed
that with a shorter pulse interval, the efficiency between the
converter with and without the auxiliary circuit is closer (about
1% decline). This means that the amount of energy losses is
approximately constant. The reservoir capacitor leakage current
and the driving circuits may be the main contribution to the
energy losses. Hence, it will become insignificant when the
output power of the system is higher. Therefore, in applications
where there is frequent load transients the auxiliary circuit can be
applied practically, since the frequent energy exchange between
the circuit and the main converter will not lead to an increase in
energy cost.
VI. CONCLUSION AND FINAL REMARK
This paper proposes a method of incorporating an auxiliary
switching circuit and a complementary control scheme in dc–dc
converters to cope with very fast load disturbances. Large filter
capacitors are no longer needed for suppressing excessive over-
shoots. Longer lifetime ceramic capacitors can be used instead
of electrolytic capacitors as the filter capacitors. The auxiliary
circuit operates as an energy buffer that will decouple itself
from the power line. The presented scheme of active energy
storage adjustment guarantees that the energy storage level and
storage space of the capacitor can always undertake any pre-
dictable step load change. It is validated experimentally for a
synchronous buck converter and the idea is generally applicable
to other power converters.
……
……
……
S2
S1
vca
ia
tw tint
vo
Treg-up
Treg-down
……
……
Fig. 14. Key waveforms of reservoir capacitor voltage regulation.
Recently, the performance gain in dynamic response result-
ing from microprocessors providing information of the load
dynamics to their power supplies has been discussed [33]. This
is a new design direction to cope with very fast transient re-
quirement through communication between the actual load and
the power supply. For the case of microprocessor loads, a signal
containing information of the occurrence of load transient can
be communicated to the power supply so as to allow fast tran-
sient control to be applied almost synchronously without the
need for sensing the onset of the load transient. Thus, very fast
transients can be achieved in dc–dc converters if information of
the load dynamics is available and an appropriate fast transient
control method is used.
APPENDIX A
DERIVATION DETAILS OF RESERVOIR CAPACITOR
VOLTAGE CONTROL
Mathematically, the limitation of vca is⎧⎪⎨
⎪⎩
1
2
Cav
2
ca −ΔE1max ≥
1
2
CaV
2
camin
1
2
Cav
2
ca + ΔE2max ≤
1
2
CaV
2
camax
(9)
which can be combined as
1
2
CaV
2
camin + ΔE1max ≤
1
2
Cav
2
ca ≤
1
2
CaV
2
camax −ΔE2max
(10)
e.g., for a buck converter, where ΔE1max = 12 (
Io m a x
Io
−
1)2I2o
LD
1−D and ΔE2max =
1
2 (
Io
Io m in
− 1)2I2ominL. ΔE1max +
ΔE2max is defined as the energy floating interval. For a given io ,
if 12 Cav
2
ca does not fall within the inequalities given in (10), the
auxiliary circuit may exceed the operating boundary in the next
operation. To prevent this from happening, the auxiliary circuit
can be operated to charge or discharge some of its energy such
that vca falls within the inequality in (10) before the occurrence
of the next disturbance. This method of capacitor voltage con-
trol is illustrated in Fig. 4, where the normal energy ranges are
depicted in black solid lines while the energy floating intervals
are depicted in red lines. The dashed line in Fig. 4 corresponds
to the case of vca exceeding the upper limit without the reservoir
capacitor voltage control.
Practically, the midpoint of the interval defined by inequality
(10) can be chosen as the optimal regulation reference for vca .
This means that the energy floating interval will always be lo-
cated at the center of the normal energy range of Ca . This can
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Fig. 15. Schematic diagram of the synchronous buck converter.
be mathematically expressed as
1
2
Cav
2
ca =
1
2
[
1
2
Ca(V 2camin + V
2
camax) +(ΔE1max −ΔE2max)
]
(11)
and after simplification as
vca(io) =
√
1
2
(V 2camin + V 2camax) +
ΔE1max −ΔE2max
Ca
.
(12)
By substituting ΔE1max and ΔE2max into the buck column of
Table II, (3) is generated.
With knowledge of the output current io , the relevant ref-
erence of vca can be calculated using (12). If the actual vca
is larger than the reference value, S2 is driven by a series of
short-pulse signal (at a small duty ratio) to release some energy
from the capacitor to the load at a relatively low speed. Through
this process, excessive energy from the capacitor is released to
the load. If vca is lower than the reference, S1 is driven by a
small duty ratio such that vca increases slowly until it reaches
the reference value.
The turn-on time of switches tw and the turn-on interval tint
should be chosen following this principle. First, as such oper-
ations will induce a small voltage ripple at vo , tw should be
sufficiently small to ensure the voltage ripple to be within the
converters ripple band. On the other hand, tint affects the re-
sponse time of the voltage regulation and the stability of the
converter. A shorter tint gives a faster voltage regulation but in-
duces a larger current flow in the main converter. Therefore, tint
should be as large as possible but is limited by the required re-
sponse time of vca . The waveforms corresponding the reservoir
capacitor voltage regulation process are shown in Fig. 14.
When S1 is operated to increase the value of vca , the ripple
voltage at the converter’s output will be
vrreg =
1
Co
∫
<Treg-up>
|ia |dt
=
1
2
Votw
La
[
tw +
Votw
CoLa
(
Vca − Vo
La
)−1]
=
1
2
Vot
2
w
CoLa
Vca
Vca − Vo (13)
where vo and vca become approximately constant. A maximum
value of vrreg will appear when vca = Vcamin , i.e.,
vrregmax =
1
2
Vot
2
w
CoLa
Vcamin
Vcamin − Vo . (14)
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Fig. 16. Schematic diagram of the auxiliary circuit and its control.
Similarly, when S2 is operated to decrease the value of vca , the
ripple voltage can be derived as
vrreg =
1
Co
∫
<Treg-down>
|ia |dt = 12
(Vca − Vo)t2w
CoLa
Vca
Vo
(15)
and its maximum as
vrregmax =
1
2
(Vcamax − Vo)t2w
CoLa
Vcamax
Vo
. (16)
If the specified ripple band is vrregmax , to satisfy the specifica-
tion, tw is limited to
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tw ≤ min
{√
2vrregmaxCoLa(Vcamin − Vo)
VoVcamin
√
2vrregmaxCoLaVo
(Vcamax − Vo)Vcamax
}
. (17)
The energy change of Ca for a complete switching action of
S1 or S2 is
ΔES1/S2 =
∫
<T r e g -u p /T r e g -d ow n >
Vo |ia |dt. (18)
Under a reasonable approximation that vca is a constant, the ap-
proximate energy changes of Ca for S1 and S2 are, respectively,
ΔES1 >
1
2
V 2o t
2
w
La(Vcamax − Vo)Vcamax (19)
and
ΔES2 >
1
2
(Vcamin − Vo)t2w
La
Vcamin . (20)
Assuming the voltage regulation range of vca is from Vcamin to
Vcamax , the maximum number of switching cycles needed for
the completion of the voltage adjustment process is
Nswitchmax = max
{
1
2 Ca(V
2
camax − V 2camin)
ΔES1
1
2 Ca(V
2
camax − V 2camin)
ΔES2
}
. (21)
If the smallest load-step interval is tloadmin , then Nswitchmax
times of cycles of S1 or S2 must be completed during tloadmin .
The switching interval can be derived as
tint =
tloadmin
Nswitchmax
. (22)
APPENDIX 2
DETAILS OF EXPERIMENTAL SETUP
The schematics diagrams of the converter and the auxiliary
circuit are given in Figs. 15 and 16, respectively. The mecha-
nism of the auxiliary circuit and control is as follows. The top
left corner of Fig. 16 shows the adding unit circuit for the ca-
pacitor current, the inductor current, and the auxiliary current.
The signal representing the load current step (“LoadStep-down”
and “LoadStep-up”) is generated by the step detection circuit
at the top-right corner. Once a load step appears, this circuit
will generate a negative pulse with duration ts . The sensed filter
capacitor current signal (bottom left of the figure) is fed into
two zero-crossing comparators to generate two different signals
(“ZcCompStep-down” and “ZcCompStep-up”) for a step-down
load or a step-up load, respectively. Switch S1 or S2 will be
turned “OFF” when the negative pulse appears and “ON” when
the zero crossing signal returns to “1.”
The energy regulation signals “AuxE↑” and “AuxE↓” (middle
right) provide the direction as to whether the auxiliary circuit
should increase or decrease vca with respect to the reference.
The reference signal is generated by the external MCU controller
board using the sampled output current and an io -to-vca software
algorithm.
The control signals for S1 , S2 and the main converter switch
are generated by the “digital logic module.” The principle of
the control has been presented in Section III. When the load is
constant and the main converter is operating at steady state, the
control signal of the main converter switch will be equal to the
PWM controller output. However, when a load step is detected,
the control signal will be locked at “ON” or “OFF” depending
on the polarity of the load step.
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